This article deals with a Built-in Self-Test method using only a one-bit ADC and a one-bit DAC. It is theoretically possible to use a binary white noise and binary observations to estimate the impulse response and the output of a linear system, provided this system has good mixing properties. We show how this can be easily implemented on digital programmable targets. The FPGA-based identification of the impulse response of a bandpass filter is performed and the experimental results are presented.
Introduction
One of the major issues when designing micro electromechanical systems (MEMS) is possible dispersions due to variations in the manufacturing process, environmental variations (pressure, temperature), ageing. The MEMS behavior can differ drastically from what is expected. In order to achieve optimal performances, there is a need for devices with self-test and self-adjustment capacities [1] [2] . This article focuses on a real time algorithm that can be used to identify the impulse response of a MEMS device. As opposed to existing identification methods [3] and BIST method [4] , the proposed approach does not require high resolution analog to digital converters. These issues are addressed in [5] where the Basic Identification Method using Binary Observations (BIMBO) is presented. In its simplest version, BIMBO is an iterative off-line algorithm, whose performances depend on the quality of the guess of the initial model parameters. An initialization method for the BIMBO algorithm that addresses this issue is presented in [6] . This initialization method, which relies on the estimation of the covariance of the system's binary inputs and outputs, can be deployed in real time and used as a standalone identification method. This paper describes improvements of the approach presented in [6] that are suitable for its hardware implementation on a digital target (FPGA, DSP). In the first part of the paper, the principle of the algorithm is presented. Then, its digital implementation is described. The corresponding architecture is based on multiplexing: principle as a consequence, the number of equivalent ASIC gates is minimized, but the execution speed is reduced. In the last part, some practical examples are given to illustrate the efficiency of the approach.
Background

Framework
Let us make the assumption that the MEMS under test can be modeled as a linear time invariant (LTI) system and that it can be described by the first h n coefficients of its impulse response ( )
. The method presented in [1] can be used to identify these coefficients based on the knowledge of the system input k u and of the sign k s of the system output k y (Fig. 1) . The input signal may either be a binary or Gaussian white noise. This paper deals with binary white noise for two reasons. First, a binary white noise is easier to generate than a Gaussian one since the implementation of a binary white noise generator only requires one linear feedback shift register (LFSR). The other reason is that the conversion from digital to analog of a binary signal is less costly (in terms of silicon area) than that of a Gaussian signal. 
Notice that, due to the 1-bit ADC, there is a loss of amplitude information: multiplying the gain of the unknown system by any positive constant does not affect k s . In order to identify the gain of the system, one would have to add an amplitude reference (such as an offset or a dithering signal) at the input of the comparator. However, in the scope of this article, we concentrate on the simpler situation represented in Fig. 1 : as a consequence, only the relative amplitude of the coefficients of the impulse response will be identified.
Principle of the proposed approach
Under the following 2 conditions:
• k u is a binary white noise, • the impulse response of the tested system does not vanish quickly or, in other words, the tested system has good mixing properties, an estimation of the p th coefficient of the impulse response is given by [6] : 
where ( )
is an empirical estimate of the crosscovariance of k s and k u [5] . It is then possible to construct an "estimate" k ŷ (bearing in mind that some amplitude information was lost) of the system output using: ‡"
At each sample time, the identification process is then divided in five steps:
A-generation of a noise sample k u , B-acquisition of the observed binary output signal, C-estimation of ( )
In section 3, we describe a practical implementation of this approach.
Architecture
In the next five sub-sections, we present a hardware architecture that implements the above-mentioned steps with a very moderate cost.
Noise generation
In order to generate 1-bit white noise signal, a Galois Linear Feedback Shift Register (LFSR) of order 32 has been implemented ( Fig. 2 ) [7] with feedback polynomial: 
Acquisition of binary outputs
In order to identify the coefficients of the impulse response, the last h n values of k u must be stored: this is accomplished by using a h n -long delay line. As for the binary output of the system, only its current value k s must be stored, as long as k J is estimated iteratively, as described in sub-section C. 
A possible physical implementation of (7) is shown in Fig.3 . However, this solution requires a division by an integer. Moreover, this integer goes to infinity as the number of observations increases: as a consequence, the solution presented in Fig. 3 is not practical. 
In (8-9), b acts as a forgetting factor: as the value of b decreases, the weight of new observations increases and ( ) p J k OE gives a poorer approximation of ( )
. b can be chosen to be a power of two so that the division in (9) becomes a simple shift operation. The physical implementation of equation (9) 
Estimation of the impulse response
In order to compute the coefficients of the impulse response from k J OE , equation (1) must be used. Since k J OE is bounded, a look-up table (LUT) can be used to evaluate the right-hand side of (1). The LUT coefficients are stored in a ROM which is addressed by the cost function.
Reconstruction of the system output
The "estimate" k ŷ of the system output can then be computed by convolution of the estimated impulse response with the system inputs. This can be done with the hardware implementation depicted in Fig. 5 . The multiplication blocks appearing in Fig. 4 are in fact logic OR gates since k u is a binary signal. Figure 5 . Calculation of k ŷ
Global architecture
The real-time hardware architecture is shown in Fig. 6 . Notice that the output signal k ŷ and impulse response coefficients are at each sample time updated by new observations. This architecture has been described in VHDL and implemented into a Xilinx Virtex 2v6000 FPGA. The whole system occupies less than 160k equivalent ASIC gates to estimate100 impulse response coefficients. The maximum sampling frequency is about 10 MHz. 
Hardware optimization
The Global architecture (Fig.6 ) has been improved to decrease the hardware requirements through the parallelization of resources (Fig. 7) . The LUT, the system output and cost function calculation modules are then addressed with multiplexers and de-multiplexers controlled with a control module. The temporal signals are stored into two memories: cost function and impulse response memories. The implementation of this architecture for the identification of 100 impulse response coefficients needs 170 k gates. That is 0.68 mm2 of an ASIC using 65nm technology.
Tests -Example
The algorithm has been tested on a universal active filter (UAF) [8] between these values and the actual ones, because of physical dispersions. These discrepancies are confirmed by a test of the circuit, using the hardware architecture described in section III. The first 100 coefficients of the impulse response are identified and the results obtained after 40000 samples of the output have been processed are shown in Fig. 9 and compared to the nominal impulse response and transfer function. One can see that the identified system is slightly more resonant than expected. 
Conclusion
We have presented a hardware implementation of the online BIST method introduced in [6] , for estimating the impulse response of an unknown linear system. The only analog components required in this approach are a one-bit DAC and a one-bit ADC. We have shown how the fact that the inputs and outputs of the system are binary can be put to good use in the hardware implementation of the approach and the corresponding architecture can easily be implemented on an FPGA target, as shown in section III. A universal active filter was used to illustrate the performances of the proposed approach. Convergence acceleration procedures for the presented method and identification of infinite impulse response models are the subject of ongoing work.
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